Cart (0)
  • No items in cart.
Total
$0
There is a technical issue about last added item. You can click "Report to us" button to let us know and we resolve the issue and return back to you or you can continue without last item via click to continue button.
Home
Content
Tour
eLibrary
Store
Search book title
Filters:
BOOKS
All Books
PACKAGES
All Packages
EDITION
to
PUBLISHER
AABC
(1)
AAMI
(366)
ACI
(651)
AECDAILY
(599)
AISC
(57)
ASA
(290)
ASCE
(1055)
ASHRAE
(738)
ASME
(2283)
ASSE
(117)
ASTM
(98587)
AWC
(58)
AWWA
(643)
BHMA
(137)
BICSI
(36)
BIFMA
(29)
BOMA
(20)
BSI
(101696)
CRSI
(18)
IAHSS
(1)
IAPMO
(397)
ICC
(328)
IEC
(10763)
IEEE
(7368)
IES
(265)
ISEA
(21)
ISO
(24376)
Joint Commission
(206)
Joint Commission Int.
(1)
NEMA
(991)
NETA
(7)
NFPA
(1734)
TCNA
(26)
TMS
(19)
USGBC
(28)
WILEY
(4)
 
AR
(6)
AZ
(7)
CA
(128)
CO
(1)
CT
(4)
FL
(58)
ID
(5)
IL
(5)
IN
(1)
KY
(1)
LA
(2)
MI
(28)
MN
(27)
NC
(36)
NJ
(13)
NY
(71)
OH
(24)
OR
(27)
PA
(7)
RI
(8)
SC
(20)
SD
(1)
TX
(3)
VA
(50)
VT
(6)
WA
(34)
CONTENT TYPE
 Act
 Admin Code
 Announcements
 Bill
 Book
 CADD File
 CAN
 CEU
 Charter
 Checklist
 City Code
 Code
 Commentary
 Comprehensive Plan
 Conference Paper
 County Code
 Course
 DHS Documents
 Document
 Errata
 Executive Regulation
 Federal Guideline
 Firm Content
 Guideline
 Handbook
 Interpretation
 Journal
 Land Use and Development
 Law
 Legislative Rule
 Local Amendment
 Local Code
 Local Document
 Local Regulation
 Local Standards
 Manual
 Model Code
 Model Standard
 Notice
 Ordinance
 Other
 Paperback
 PASS
 Periodicals
 PIN
 Plan
 Policy
 Product
 Product - Data Sheet
 Program
 Provisions
 Requirements
 Revisions
 Rules & Regulations
 Standards
 State Amendment
 State Code
 State Manual
 State Plan
 State Standards
 Statute
 Study Guide
 Supplement
 Sustainability
 Technical Bulletin
 All
  • IEC
    IEC 61523-1 Ed. 3.0 en:2023 Delay and power calculation standards - Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)
    Edition: 2023
    $1,299.84
    / user per year

Content Description

IEC 61523-1:2023 focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.
The standard specifications covered in this document are as follows:
- Description language for timing and power modeling, called the “delay calculation language” (DCL)
- Software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions
- Standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF)
- Informative usage examples
- Informative notes.
This is an IEC/IEEE dual logo standard.

About IEC

The IEC is a global, not-for-profit membership organization, whose work underpins quality infrastructure and international trade in electrical and electronic goods. The IEC facilitates technical innovation, affordable infrastructure development, efficient and sustainable energy access, smart urbanization and transportation systems, climate change mitigation, and increases the safety of people and the environment.

 

The IEC brings together ~170 countries and provides a global, neutral and independent standardization and conformity assessment platform for 30 000 experts globally. It administers 4 Conformity assessment systems whose members certify that devices, systems, installations, services and people work as required.

 

The IEC publishes around 10 000 IEC International Standards which together with conformity assessment provide the technical framework that allows governments to build national quality infrastructure and companies of all sizes to buy and sell consistently safe and reliable products in most countries of the world. IEC International Standards serve as the basis for risk and quality management and are used in testing and certification to verify that manufacturer promises are kept.
GROUPS
X